Author retrospective AEGIS: Architecture for tamper-evident and tamper-resistant processing

G.E. Suh, C. Fletcher, D. Clarke, B. Gassend, M. Van Dijk, S. Devadas

Research output: Chapter in Book / Report / Conference proceedingConference contributionAcademicpeer-review

Abstract

© 2014 by the Association for Computing Machinery, Inc. (ACM).AEGIS is a single-chip secure processor that can be used to protect the integrity and confidentiality of an application program from both physical and software attacks. We briey describe the history behind this architecture and its key features, discuss main observations and lessons from the project, and list limitations of AEGIS and how recent research addresses them. Copyright
Original languageEnglish
Title of host publicationICS 2014 - Proceedings of the 28th ACM InternationaI Conference on Supercomputing
EditorsU. Banerjee
PublisherAssociation for Computing Machinery
Pages68-70
ISBN (Electronic)9781450328401
DOIs
Publication statusPublished - 10 Jun 2014
Externally publishedYes
Event25th ACM International Conference on Supercomputing, ICS 2014 - Munich, Germany
Duration: 10 Jun 201413 Jun 2014

Conference

Conference25th ACM International Conference on Supercomputing, ICS 2014
Country/TerritoryGermany
CityMunich
Period10/06/1413/06/14

Fingerprint

Dive into the research topics of 'Author retrospective AEGIS: Architecture for tamper-evident and tamper-resistant processing'. Together they form a unique fingerprint.

Cite this